TECHNOLOGICAL VIABILITY AND PROOF-OF-CONCEPT OF APPLYING LOW-TEMPERATURE PECVD SiNx FOR INKJET-MASKED SELECTIVE EMITTERS

B. Kafle\textsuperscript{1}, K. Demel\textsuperscript{1}, R. Efinger\textsuperscript{1}, M. Hofmann\textsuperscript{1}, William Shepherd\textsuperscript{2}, Mike Pickrell\textsuperscript{2}, R. Keding\textsuperscript{1}

\textsuperscript{1}Fraunhofer Institute for Solar Energy Systems (ISE), Heidenhofstr. 2, 79110 Freiburg, Germany
\textsuperscript{2}Sun Chemical, Norton Hill, BA3 4RT, Midsomer Norton, United Kingdom

Bishal Kafle | Phone: +49 (0)761 4588 5499 | e-mail: bishal.kafle@ise.fraunhofer.de

ABSTRACT: One of the major barriers for the adoption of selective emitter technology is the trade-off between optimal shielding of minority carriers and increased recombination due to the laser-induced damage. One method to form defect-free self-aligned selective emitters is to use innovative inkjet materials within adapted PERC-processes, like the PECVD of silicon nitride. Herein, we utilize a novel UV-Polymer ink as mask in selective etching processes for patterning silicon and, in addition, in a thermally triggered lift-off process for patterning silicon nitride, prior to a self-aligned plating step. To address the thermal stability of the UV-Polymer inks during PECVD, the deposition process needs to be developed at low temperatures. In this work, we first investigate the maximum thermal budget that can be applied on inks during the PECVD passivation process. Based upon this temperature limit, a low temperature PECVD deposition process is developed and both optical and electrical properties of the developed layers are investigated in detail. Deposition at 250°C provided adequate optical properties ($n=1.99$, $k=0.004$) and comparable passivation quality to the PERC reference layer. At the same time, 250°C is the process temperature compatible for the innovative UV-Polymer inks investigated in this work.

Keywords: passivation, anti-reflection, PECVD, selective emitter, inkjet printing

1. INTRODUCTION

The passivated emitter and rear cell (PERC) solar cell features the highest market share in industrial production [1]. The losses in the emitter region account for a significant fraction of total recombination losses in such solar cells. For high-efficiency PERC solar cells, selective doping allows diffusion of an emitter with low surface concentration and, thus, low saturation current density between the fingers ($j_{\text{satur}}$), whereas facilitating a low contact resistivity and low recombination in contact areas. This motivates the optimization of highly and lowly doped regions of the emitter as a necessary step towards the roadmap to reach even higher efficiencies [2]. Furthermore, it also develops an interest towards qualifying alternative technologies and process routes to form selective emitter on PERC solar cells. One source of a high saturation current density in metallized area ($j_{\text{met}}$) is the use of a selective laser doping process that could leave substantial laser-induced damage on c-Si surface [3]. Therefore, development of a selective emitter route, which avoids any surface damage, is of high interest not only as a relevant approach to form selective emitters for PERC, but also applicable for novel high-efficiency concepts such as TOPCon.

One innovative method to form selective emitters is to use a new type of inkjet on top of highly doped ($n^+$-type) emitters in order to mask this region during the emitter etch-back process, to perform a thermally triggered lift-off process of low-temperature SiN\textsubscript{x} layers, used as antireflection coating (ARC), and plating in order to establish a self-aligned selective emitter technology for PERC. Therefore, the ink has to not only to withstand the emitter etch-back process that aims to form lowly doped regions, but also the thermal conditions of a plasma enhanced chemical vapour deposition (PECVD) process. Due to the elimination of complex alignment procedures and the utilization of copper plating instead of silver, such a PERC process has a high potential in performance and low-cost. To fetch the potential, several process developments are essential in order to investigate the technological viability of this approach. First, inkjetable and UV curable polymer inks are to be screened and selected on the basis of their stability against the successive cell processing steps.

Figure 1 shows the designated process route for self-aligned PERC processing, for which a low temperature ARC SiN\textsubscript{x} is developed in this work. $p$-type Cz wafers are textured and subjected to a POCl\textsubscript{3}-based tube diffusion process aiming to form a heavily doped $n^+$ emitter to reach a low contact resistivity between metal and silicon. After single-sided emitter removal (CEI) on the rear, etching of PSG layer, and cleaning, the rear side of the substrate is passivated by spatial ALD AlO\textsubscript{x}, followed by a low-temperature annealing step [4] to out-diffuse the excess hydrogen species in the layer. This is followed by the deposition of a rear-side capping layer (PECVD SiN\textsubscript{x}). Afterwards,

Presented at the 37th European PV Solar Energy Conference and Exhibition, 7-11 September 2020
inkjet printing of an UV-curable polymer is implemented as a cost-efficient and industrially viable technology to print mask lines covering the front contact areas. The self-aligned selective emitter then is formed by the emitter etch-back process, which allows the formation of lowly doped emitter regions besides the ink. Here, it is crucial for the ink to withstand not only the etch-back process, but most importantly also the PECVD SiN$_x$ deposition process, before lift-off from the substrate prior to the plating process. The integration of individual process steps such as inkjet printing, selective emitter etch-back, PECVD, Lift-off and subsequent plating into a

PERC technology is topic of investigation in a parallel paper from R. Efinger et al. at this conference [5]. The main focus here is to develop PECVD SiN$_x$ layers at low deposition temperatures, where the critical temperature limit is set based upon the thermal stability of the inks. In general, low-temperature SiN$_x$ layers are interesting for thermally sensitive technologies and offer a higher degree of flexibility during designing process sequences towards lower production costs. The developed SiN$_x$ layer not only requires good optical properties to be used as ARC, but also needs to offer an excellent emitter passivation.

![Figure 1: Proposed process route designed for p-type PERC solar cells with selective emitter and self-aligned patterning. Additional steps (highlighted in green) require process development and integration into the conventional PERC technology as utilized in the PV-TEC of Fraunhofer ISE.](image)

2. EXPERIMENTAL

After thermal treatment, the change in morphology and aspect ratio of ink masks is estimated using laser confocal microscope, which is able to perform 3D surface profiling. Before deposition of PECVD layers, a thin ($d = 1-2$ nm) oxide layer is grown on the c-Si surface to enhance the surface/emitter passivation. One method used is the application of a low-temperature ($T \approx 600^\circ$C, N$_2$) annealing or so called 'outgassing' process in a tube furnace [4], which is typically used to desorb excess H atoms from ALD AlO$_x$. Meanwhile, to address the thermal stability limit of the UV-polymer-hotmelt ink used in this work, a plasma oxidation process at a low deposition temperature of 200$^\circ$C is developed in the same PECVD tool, which is used for ARC SiN$_x$ deposition.

The plasma oxidation process uses nitrous oxide (N$_2$O) as the oxidation source, as is shown to form thin SiO$_x$ layers with high passivation quality when stacked with PECVD dielectric layers [6]. PECVD deposition of ARC SiN$_x$ layers is carried out by using an industrial inline prototype tool from Roth&Rau, whereby a linear source microwave generator is utilized for plasma activation [7]. Symmetrical samples are prepared to measure minority charge carrier lifetimes using transient mode of quasi-steady-state photo-conductance (QSSPC) technique. Implied open-circuit voltage ($V_{oc}$) samples are derived from precursor wafers from Solar World that feature an alkaline texture and phosphorous emitter ($n^+$) on the front-side, whereas a polished surface passivated with silicon rich oxynitride (SiO$_x$N$_y$) layer on the rear-side. Afterwards, the front-side is passivated using a
stack of thin SiOx and PECVD SiNx layers, which are developed in this work. Both for symmetric lifetime samples and iVOC samples, fast-firing is performed using an industrial belt furnace at the peak temperature of 820°C. iVOC values are extracted from QSSPC at 1-sun illumination. Figure 2 shows schematically the sample architecture used for iVOC samples.

3. RESULTS

3.1 Thermal stability of ink-masks

Figure 3 plots the maximum height of ink masks just after printing (Tdep=25°C) and after passing them through the PECVD-tool without performing any deposition process (no gas flux and no plasma ignition). The process duration was kept to match the thermal budget of typical SiNx deposition processes. The height of the printed ink is measured using confocal microscopy. The height of the evaluated polymer inks seems to change dramatically after 250°C, which sets the upper limit for the maximum Tdep allowed in the PECVD process.

3.2 Optical and structural characteristics

Figure 4 plots the dynamic deposition rate of PECVD SiNx with an increasing Tdep. All other process parameters are kept constant. An exponential decay of deposition rate is observed for an increasing deposition temperature.

Figure 5 plots the thickness-normalized Fourier Transform Infrared Spectroscopy (FTIR-) measured absorption spectra of SiNx layer deposited at different deposition temperatures at deposition rates shown in Figure 4. FTIR spectra show that the layers are not structurally very different at low deposition temperatures with distinct peaks at 825 cm⁻¹ (Si-N stretching), 1180 cm⁻¹ (N-H wagging), 2170 cm⁻¹ (Si-H stretching), and 3343 cm⁻¹ (N-H stretching) [8,9].
In Figure 6, we determine the total H content in the SiNx layers for different T_{dep} values based upon FTIR-measured Si-H and N-H bond densities.

The amount of H incorporation in the layers is determined by the combination of the Si-H and N-H bond densities around 2170 cm\(^{-1}\) and 3340 cm\(^{-1}\), respectively, by using the method proposed by Lanford and Rand [10]. It can be observed that the degree of H incorporation in SiNx layer is higher at lower PECVD deposition temperatures. This could be attributed to the increase in desorption of hydrogen species from the c-Si surface at higher deposition process, which consequently can also lower the deposition rate [11]. Surprisingly, none of the layers show blister formation that is typically considered to be related to a high H concentration in the dielectric layers [12][13]. This could be attributed to a slightly higher porosity of PECVD SiNx layers deposited at low T_{dep}, which could facilitate effective out-diffusion of H species during the firing process, hence avoiding their accumulation in the SiNx layer.

3.3 Design of experiments (DOE)

Table 1: Table showing process parameters varied for design of experiments (DOE). In total, four process parameters are varied at three levels. A reduced factorial plan of 3\(^{4-1}\) (27) experiments is followed, and each experiment is repeated once.

<table>
<thead>
<tr>
<th>Process parameters</th>
<th>Unit</th>
<th>Level</th>
<th>Low</th>
<th>Mid</th>
<th>High</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>°C</td>
<td></td>
<td>150</td>
<td>250</td>
<td>350</td>
</tr>
<tr>
<td>Pressure</td>
<td>mBar</td>
<td></td>
<td>0.15</td>
<td>0.20</td>
<td>0.25</td>
</tr>
<tr>
<td>Gas ratio</td>
<td></td>
<td></td>
<td>2.0</td>
<td>2.5</td>
<td>3.0</td>
</tr>
<tr>
<td>Total gas flux</td>
<td>sccm</td>
<td></td>
<td>525</td>
<td>725</td>
<td>925</td>
</tr>
</tbody>
</table>

A design of experiments (DOE) is used to perform statistical variation of PECVD process parameters, aiming to find an optimum set of processes at low deposition temperatures, as shown in Table 1. The independent variables are set to be T_{dep} in °C, chamber pressure in mbar, total gas flux in sccm, and gas ratio of NH\(_3\) to SiH\(_4\). The plasma peak power is kept constant. The output or dependent variables are set to be refractive index (n), absorption coefficient (k), bond densities (Si-N, Si-H, N-H), and QSSPC-measured minority charge carrier lifetimes. The substrate used is p-type, shiny etched FZ wafer of 90Ω cm base resistivity. The PECVD SiNx layer is deposited after cleaning the wafers with hot HNO\(_3\), followed with HF-dip. The H-terminated surfaces are then subjected to the low-temperature oxidation process in tube furnace to grow thin SiO\(_x\) layer, before deposition of the PECVD SiNx layer. An in-depth statistical analysis of the results is performed using statistical tool ‘Statistica’, however, a detailed discussion is out of scope of this paper and will be published elsewhere.

Figure 7 plots the refractive index n of PECVD SiNx layers measured for all process parameter combinations vs. the ratio of Si-H/N-H bond densities, grouped according to the deposition temperature.

A design of experiments (DOE) is used to perform statistical variation of PECVD process parameters, aiming to find an optimum set of processes at low deposition temperatures, as shown in Table 1. The independent variables are set to be T_{dep} in °C, chamber pressure in mbar, total gas flux in sccm, and gas ratio of NH\(_3\) to SiH\(_4\). The plasma peak power is kept constant. The output or dependent variables are set to be refractive index (n), absorption coefficient (k), bond densities (Si-N, Si-H, N-H), and QSSPC-measured minority charge carrier lifetimes. The substrate used is p-type, shiny etched FZ wafer of 90Ω cm base resistivity. The PECVD SiNx layer is deposited after cleaning the wafers with hot HNO\(_3\), followed with HF-dip. The H-terminated surfaces are then subjected to the low-temperature oxidation process in tube furnace to grow thin SiO\(_x\) layer, before deposition of the PECVD SiNx layer. An in-depth statistical analysis of the results is performed using statistical tool ‘Statistica’, however, a detailed discussion is out of scope of this paper and will be published elsewhere.

Figure 7: Plot showing the dependence of refractive index (n) of PECVD SiNx layers (as measured by spectroscopic ellipsometry and extracted at 633 nm) on the ratio of FTIR-estimated Si-H and N-H bond densities. The dashed lines represent the linear-fits for the refractive index values measured at each T_{dep}.

For all investigated deposition temperatures, a higher value of n correlates with increasing silicon content in the SiNx layer. The optical and structural characterization of the layers suggest that anti-reflective layers with excellent optical properties can also be realized at lower T_{dep} of 150°C and 200°C. However, no clear trend could be established for the influence of individual process parameters on QSSPC-measured lifetime values. The possible reason is that the lifetime values are simultaneously...
influenced by various process parameters, and additionally by their interaction effects. Nevertheless, we plot the lifetime values measured after the firing process against the $T_{\text{dep}}$ for all process parameter combinations in Figure 8.

![Figure 8: Plot showing the QSSPC-measured effective lifetime of samples symmetrically passivated by a stack of thin ‘outgassing’ SiO$_x$ and PECVD SiN$_x$ layer, after the fast-firing process.](image)

A high deviation of lifetime values is observed at the lowest $T_{\text{dep}}$ of 150°C, which suggests that the change in other process parameters have a very large influence on electrical quality of the layer. Looking closely, it was noticed that at $T_{\text{dep}} = 150$°C, lifetime of majority charge carriers are positively influenced by reduction of the total gas flux, which consequently also lowers the deposition rate. Nevertheless, even at this temperature, high effective lifetime values, similar to higher deposition temperature, are achieved. At $T_{\text{dep}} = 250$°C, lifetime values only show a slightly higher deviation in effective life time than at $T_{\text{dep}} = 350$°C. In fact, many process parameter combinations both at $T_{\text{dep}} = 150$°C and $T_{\text{dep}} = 250$°C still show equivalent or even higher lifetimes, compared to the layers deposited at higher temperature.

Figure 9 plots the improvement in majority charge carrier lifetimes of these samples due to the firing process. Here, lifetime values measured in as-deposited state and after the fast-firing process are used to calculate percentage improvement in lifetime due to the firing process. It is observed that the samples deposited at the lowest $T_{\text{dep}}$ of 150°C show highest advantage of the firing process in terms of increase in lifetime values. Meanwhile, the percentage improvement in lifetime values is limited for the highest $T_{\text{dep}}$ of 350°C; and even reduction in lifetime values are observed for some process parameter combinations at this temperature. The results suggest that for SiN$_x$ layers deposited at lower $T_{\text{dep}}$ of 150°C and 250°C, the hydrogen passivation of the Si-SiO$_x$ interface happens largely during the firing process. The H-passivation mechanism in these low temperature SiN$_x$ layers is, however, not yet understood, and requires further investigation.

![Figure 9: Plot showing percentage improvement in QSSPC-measured lifetimes due to the firing process, for the samples that were deposited with SiN$_x$ layers at different deposition temperatures.](image)

After considering the best compromise of reproducibility, deposition rate, and the limit of thermal budget that can be applied on the investigated UV-hotmelt inks; $T_{\text{dep}} = 250$°C is considered to be used for solar cell batches featuring self-aligned selective emitters. First solar cell results incorporating the developed low temperature SiN$_x$ layers are presented by Efinger et al. in the same conference [5].

3.4 Passivation quality of SiN$_x$ layers on $iV_{\text{OC}}$ samples

In the next step, we applied low temperature PECVD SiN$_x$ at $T_{\text{dep}} = 250$°C to the $iV_{\text{OC}}$ samples featuring textured surface and $n^+$-emitter on front-side and already-passivated rear-side, as previously shown in Figure 2. After HNO$_3$ cleaning and HF-dip, front-side passivation is realized by growing a thin SiO$_x$ followed with the low temperature PECVD SiN$_x$ layer. In the next sections, we briefly discuss the $iV_{\text{OC}}$ results of these samples.

Figure 10 shows the $iV_{\text{OC}}$ results of samples, that either received the low-temperature thermal oxidation inside a tube furnace or plasma oxidation in the same PECVD tool that is later used to deposit PECVD SiN$_x$ at 250°C. A reference PECVD process at 400°C is also carried out for comparison. It is observed that the developed PECVD SiN$_x$ process at 250°C reaches similar $iV_{\text{OC}}$ results compared to the reference PECVD process that is used for PERC process. In general, samples of all the three processes showed a lower $iV_{\text{OC}}$ value than typically known from the reference process, which is expected to arise from the limitations of the bulk material.
Implied VOC at 1 sun, $iV_{OC}$ (V)

$SiO_{x,t}$ / $SiN_x$ $SiO_{x,p}$ / $SiN_x$ $SiO_{x,p}$ / $SiN_x$

$T_{dep} = 250^\circ C$ $T_{dep} = 250^\circ C$ $T_{dep} = 400^\circ C$

Figure 10: $iV_{OC}$ results of the samples featuring a selection of PECVD SiN$_x$ layers deposited either at 250°C or 400°C. Oxide growth is performed before PECVD SiN$_x$ either by a low temperature oxidation process ($SiO_{x,t}$) or by a plasma oxidation at 250°C ($SiO_{x,p}$). The reference process ($T_{dep} = 400^\circ C$) is performed in a different PECVD tool from the same manufacturer.

4. CONCLUSION

In this work, a PECVD SiN$_x$ layer is developed at lower deposition temperature for its application in selective emitter process routes featuring inkjet-printed mask layers. The typical PECVD deposition temperature ($T_{dep} > 350^\circ C$) leads to a significant change in morphology and aspect ratio of the evaluated inks, which were successfully printed on phosphorous emitters by applying inkjet processes. In fact, the upper limit for deposition temperature $T_{dep}$ is set as 250°C based upon the thermal stability tests. Statistical design of experiments (DOE) of PECVD process parameters are performed in order to find the optimum set of parameters that allow deposition of SiN$_x$ layers with adequate optical and electrical properties. FTIR-measured spectra exhibit that layers deposited at lower temperature show typical Si-N, Si-H and N-H peaks for SiN$_x$ layers, which suggests that the structural composition of the layers do not entirely differ with layers deposited at higher temperature. SiN$_x$ layers deposited at lower $T_{dep}$ even show significantly higher Si-H and N-H bond densities in comparison to the standard layers. Although these layers are very H-rich, they do not suffer with any blistering phenomena both after deposition and fast-firing processes. This is unlike what is typically expected for H-rich dielectric layers. For selected process parameter combinations, these H-rich and blister-free SiN$_x$ layers show excellent surface passivation on flat surface ($S_{eff,max} = 7.5$ cm/s at $T_{dep} = 150^\circ C$ and $S_{eff,max} = 10$ cm/s at $T_{dep} = 250^\circ C$). Meanwhile, on textured and diffused surfaces, the deposition rate is found to play a major role in defining the surface passivation. Optimized PECVD SiN$_x$ layers at $T_{dep} = 250^\circ C$ reach comparable average $iV_{OC}$ ($iV_{OC} \sim 670$ mV) to the standard SiN$_x$ layer deposited at 400°C. The results pave our way towards fabrication of high-efficiency PERC cells with inkjet-masked self-aligned emitters.

5. ACKNOWLEDGEMENT

The authors would like to thank all colleagues at the Fraunhofer ISE PV-TEC. The project PEarl (020ESOLARERANET5-26) is supported under the umbrella of SOLAR-ERA.NET cofund by Project Management Jülich as project agency for the Federal Ministry of Economic Affairs and Energy (BMWi) of Germany, RVO (Directorate Energy Innovation) of the Netherlands, and Innovative UK of the United Kingdom. SOLAR-ERA.NET is supported by the European Commission within the EU Framework Programme for Research and Innovation HORIZON 2020 (Cofund ERA-NET Action, N° 786483).

6. REFERENCES


[8] E. Bustarret, M. Bensouda, M. C. Habrard, J. C. Bruyere, S. Poulin, and S. C. Gujrathi, Configurational statistics in a-Si_{x}N_{y}H_{z} alloys: A quantitative bonding analysis.


