ABSTRACT: We present the first crystalline Si-based tandem solar cell device consisting of a monolithically interconnected c-Si wafer bottom and a Si nanocrystal (NC) top solar cell. The major part of this work has been realised within a European consortium in the frame of the FP7 project NASCEnT. Within this project we have been able to (i) develop new nanomaterials with photovoltaic compatible technologies, to (ii) improve the theoretical understanding of transport, recombination and dopant incorporation in these quantum confined absorber materials and to (iii) design devices which enable us to prove quantum confinement. In this publication we show that although solid phase crystallisation at 1100 °C for around 30 min is necessary to generate Si NCs of proper quality the wafer bottom cell still as well as the c-SiC(n+) tunnel recombination junction layer can withstand such harsh conditions. Besides simulations to determine the influence of the high thermal budget on dopant profiles in wafer and c-SiC lifetime measurements on parallel processed wafers still show minority carrier lifetimes of 600 µs. The bifacial character of the tandem device enables us to clearly distinguish between bottom and top cell contributions. With a NC layer thickness of initially 3 nm $V_{oc}$ values as high as 978 mV could be achieved at 1 sun illumination from the front-side. Under rear-side illumination the short circuit current $J_{sc}$ is with 1.0 mA/cm² 4 times higher than under front side illumination due to the better absorption and carrier lifetime of the bottom cell but still limited by the series resistance of the intrinsic NC absorber material. However, at 510 mV the $V_{oc}$ is much lower, indicating the difference in $V_{oc}$ is due to photogenerated voltage in the NC top cell which can only be created by illumination with low-wavelength light, i.e. front illumination. This very first tandem solar cell device including quantum dot absorber layers produced with photovoltaic compatible processes is the next step to successfully overcome the Shockley-Queisser limit for wafer based Si solar cells.

Keywords: Quantum Dots, Nanoparticles, Devices, Tandem
of the wafers. This was subsequently removed by reactive ion etching using Ar, H$_3$ and SF$_6$. However, since the etch rate is much higher in Si than in SiC, and since the parasitic absorption was inhomogeneous, this led to distinct areas of the wafer having increased surface roughness. These local rough areas were to some extent eliminated by a TMAH etch performed later in the process chain, but never fully removed and remain present in the final devices. However, this does not appear to strongly compromise the devices, perhaps because there is no charge-separating junction on the rear-side of the device.

The wafers then received another RCA clean before deposition of the Si NC/SiC precursor layers by PECVD [13]. A thin a-Si:H film is deposited on top of the precursor layer to prevent the precursor from oxidising during annealing [14]. All wafers (except 2 reference samples) were then annealed at 600 °C for 4 h followed by 1100 °C for 30 min under N$_2/10$% O$_2$ with heating and cooling ramps of 5 °C/min. In order to remove the thermal oxide formed during this anneal, as well as the sacrificial capping layer deposited on the Si NC/SiC precursor layers, the samples were then etched in HF, then TMAH, and then again in HF. Some samples were processed in a remote plasma hydrogen passivation (RPHP) system at 450 °C for 45 min in order to reduce dangling bonds and other defects.

The cell process was completed with standard heterojunction solar cell processing. Wafers were first cleaned in hot HNO$_3$ and HF, then 25 nm of a-$\text{Si}_{x}\text{C}_{y}\text{O}_{z}$:H were deposited on the rear side by PECVD from precursor gases silane (SiH$_4$), methane (CH$_4$), H$_2$ and Ar. On the front side of the wafers 5 nm a-$\text{Si}(i)$:H and 25 nm a-$\text{Si}(p)$:H were deposited [12]. Finally, a-$\text{Si}_0.95\text{C}_{0.05}(n)$:H were deposited on the rear side by sputtering on both front- and rear-side. Metal grids consisting of a thermally evaporated 50 nm Ti / 50 nm Pd / 2000 nm Ag stack which were implemented on front and rear side using photolithography and lift-off. The 2 x 2 cm$^2$ device area was defined by performing a mesa etch of the ITO on front- and rear-side using photolithography and etching in concentrated HCl.

The IV measurements, in dark and under illumination, were carried out with four-point probing using a Keithley source meter. For the electrical characterization under illumination, an Oriel solar simulator was employed as light source, simulating the AM1.5 spectrum. The irradiance was set to 1000 W/m$^2$ using a calibrated c-Si solar cell as reference.

2.2 Influence of Thermal Budget on Si Wafer Bottom Solar Cell and Tunnel Junction

One of the most critical issues when developing a wafer bottom solar cell as well as a contact for monolithic interconnection to the top cell is the thermal budget of 1100°C for 30 min which has to be applied to achieve good nanocrystal qualities in the top solar cell with solid phase crystallisation (SPC), given that the top cell is processed on top of the bottom cell. To test for lifetime degradation that would affect the Si wafer bottom cell lifetime samples were processed in parallel to the tandem cells, using the same wafers as used for the cells. Some were annealed at 1100°C, some were not, and similarly from each group half were etched in hydrofluoric acid (HF), tetramethylammonium hydroxide (TMAH) plus HF and half were etched in HF only to see whether the TMAH etch causes surface roughness that compromises surface passivation. Passivation was carried out by depositing the same a-Si(n):H layer used as the bottom cell back surface field (BSF) in the tandem cell. The boron emitter was designed to withstand the same thermal budget without spreading out excessively, and in particular, without the boron concentration at the SiC (n’) / Si (p’) interface decreasing so much as to impede transport across this tunnel recombination junction. In order to aid in this we performed simulations of diffusion at this junction for a deep boron emitter manufactured (see section 2.1). Diffusion constants ranging from 1.5x10$^{-11}$ cm$^2$s$^{-1}$ to 1.5x10$^{-13}$ cm$^2$s$^{-1}$ (1.5x10$^{-11}$ cm$^2$s$^{-1}$ being the highest reported value for comparable material in the literature [15]) were assumed for boron diffusion in the SiC at 1100 °C, as well as a segregation coefficient of 20 favouring the SiC [16]. Furthermore, we measured by means of electrochemical capacitance voltage (ECV) the resulting dopant profiles in reference wafers.

3 RESULTS

3.1 Si Wafer Bottom Solar Cell

High-temperature annealing is known to affect the minority carrier lifetime in FZ-Si wafers [17]. In order to determine the role of this effect in our work we processed lifetime samples described in Section 2.2 and measured lifetimes by QSSPC in transient mode. We find that annealing at 1100 °C for 30 min causes a decrease in minority carrier lifetime by an order of magnitude, from 8000 ms to 600 ms (see Figure 2). However, the latter still corresponds to a minority carrier diffusion length of about 850 μm, sufficient to extract most carriers from a 400 μm wafer. The TMAH etch improves carrier lifetime. This means its roughening of the wafer surface has a negligible effect on surface passivation quality. The reason for the increase may lie in the limitation of the lifetime of annealed wafers being due to in-diffusion of impurities at the surface, which are removed by TMAH, but a detailed understanding of this phenomenon is outside the scope of this investigation and has no effect on the tandem solar cell process.
function of annealing and/or wet chemical treatment. The diffusivity in the polycrystalline SiC was varied on carrier concentrations at this junction (see Figure 4). Having checked the lifetime in the base, it was then necessary to investigate the change of the emitter due to the high-temperature annealing. The ECV measurements in Figure 3 show that the emitter profile can withstand the thermal budget for c-SiC deposition and NC formation without breakdown of the p-n junction of the bottom cell. The emitter is rather deep, but since the blue response of the tandem cell is determined by the top cell anyway this seems to be no major drawback for the whole device. However, the high dose of boron is necessary for reasons discussed in the next section.

3.2 Contact for Monolithical Interconnection

The influence of diffusion on the tunnel junction connecting top and bottom cell due to the thermal budget could not be carried out by ECV because c-SiC is not etched by common etchants. Simulations were therefore carried out to determine the effect of the thermal budget on carrier concentrations at this junction (see Figure 4). The diffusivity in the polycrystalline SiC was varied between $1.5 \times 10^{-13} \text{ cm}^2\text{s}^{-1}$ (blue) and $1.5 \times 10^{-11} \text{ cm}^2\text{s}^{-1}$ (green). This makes a big difference to the interface formation without breakdown of the p-n junction (right), c-SiC contact layer (left) with diffusivities in SiC of $1.5 \times 10^{-13} \text{ cm}^2\text{s}^{-1}$ (blue) and $1.5 \times 10^{-11} \text{ cm}^2\text{s}^{-1}$ (green) and different segregation coefficients of 15 (solid) and 20 (dotted).

3.3 Tandem Solar Cell Devices

The tandem solar cells were measured under dark conditions first to see if a fit to the 2 diode model is possible (see Figure 5). With $n_s=1.00$ and $n_d=2.00$ we could extract a $J_0=1.00 \times 10^{-7} \text{ A/cm}^2$ and a $J_0=1.06 \times 10^{-7} \text{ A/cm}^2$ as well as series and parallel resistance values of $R_s=35.0 \Omega \text{ cm}^2$ and $R_p=30.5 \Omega \text{ cm}^2$ for the one sample with a nominal Si rich carbide (SRC) layer thickness of 5 nm (solar cell area of 4 cm$^2$). In Figure 6 the effect of the initial SRC layer thickness (i.e. the nominal Si NC size) on the tandem cell performance is shown. It seems that the thinnest SRC layers show the highest $V_{oc}$. A possible explanation could be the greater absorption efficiency of high-energy photons presented by the smaller NCs. Moreover, if we consider that the current from the top cell may be transport-limited, the thinner this layer the higher the carrier extraction capability of the tandem cell should be. What is clear is the fact that almost all measured devices (>30) show the same curve shape under front-side illumination and present very similar efficiency values (0.3 – 0.5 %), with fill factors ranging between 0.2 and 0.4. Although this is the first time that such quantum dot
structures have been implemented into a monolithically interconnected tandem solar cell device on a c-Si wafer this statistic proves the reliability of our newly developed process sequence.

![Graph](image)

**Figure 6:** IV characteristic under illumination from the front-side for SRC layers with 3, 4 and 5 nm initial thickness.

One additional advantage of our device is its bifacial character which enables direct comparison between front-side and rear-side illumination of the cell device. When illuminating from the front-side $V_{oc}$ almost doubles its value compared to rear-side illumination (Figure 7). The most plausible explanation is the fact that the Si substrate (bottom cell) absorbs the short wavelength radiation of the spectrum when illuminating from the back. Thus no high-energy photons are available that could generate a photovoltage in the high bandgap NC top cell. As a result, a similar $V_{oc}$ than the one expected from a single Si cell is obtained here. However, the IV characteristic shows a very low fill factor, which is due to the fact that the entire top cell is effectively not illuminated and acts as a high series resistance (see also Figure 5 which is fit with $R_s=35.0 \Omega \text{cm}^2$).

![Graph](image)

**Figure 7:** IV characteristic under illumination from front (blue) - as well as from rear-side (red) for SRC layers with 3 nm initial thickness. For some solar cells remote hydrogen passivation (solid symbols) was done.

On the other hand, when illuminating the front-side the tandem cell acts as desired: high-energy photons are absorbed by the top NC cell and the low-energy ones by the bottom c-Si cell. In other words, a series connection is established between both cells and leads to $V_{oc}$ values of around 900 mV. The short-circuit current is limited by the less efficient top cell of the tandem stack (0.25 instead of 1 mA/cm²). In Figure 8 the positive effect of remote plasma hydrogen passivation (RPHP) on the solar cell performance is shown in detail. The passivation of dangling bonds especially at the Si NC interface to the matrix can explain the significant improvement of $V_{oc}$ up to almost 1 V. Even the bottom solar cell seems to benefit from the hydrogen passivation layer, perhaps because passivation of defects in the Si NC layer reduces the series resistance it creates. The slightly higher values for $J_{sc}$ after passivation may be attributed to a better electrical performance of the NC layer.

![Graph](image)

**Figure 8:** Short circuit current densities and open circuit voltages under front-side and rear-side illumination for samples (SRC layers with 3 nm nominal thickness) with and without remote plasma hydrogen passivation.

4 CONCLUSIONS

After three years of project duration the European NASCENtT consortium was successful in realising the first all-crystalline-Si tandem solar cell device including quantum dot absorber layers. The monolithically interconnected c-Si wafer bottom cell with a Si nanocrystalline (NC) top solar cell device includes all features which are necessary to form a highly efficient solar cell device. We could prove that the Si wafer bottom solar cell as well as the c-SiC(n+) tunnel recombination junction are still functional despite having to endure a thermal budget of 1100 °C for 30 min. Illumination from front- or rear-side lead to $V_{oc}$s of >978 mV and 500 mV, respectively. This clearly proves the successful interconnection of the two solar cells. The $J_{sc}$ measured with rear-side illumination is limited due to high series resistance of the intrinsic NC layer. A comparison of tandem cells with NC layers of different initial layer thicknesses shows no clear trend. However, the layer with the highest proposed bandgap leads to the record $V_{oc}$ of 978 mV after hydrogen passivation. In order to improve the device efficiency NC material improvement is paramount. Besides that a low thermal budget route could further improve the performance of the Si-wafer bottom cell as well as the tunnel contact. The very first and functional tandem solar cell device including quantum dot absorber layers is the next step to
successfully overcome the Shockley-Queisser limit for wafer-based Si solar cells.

5 ACKNOWLEDGEMENTS

The authors would like to thank their colleagues for valuable advice and discussions. We especially thank A. Leimenstoll, F. Schätzle, S. Seitz and Nadine Weber for processing, K. Schilllinger for the development of the SiC (n+) layer and J. Schön for the diffusion simulations. The research leading to these results has received funding from the European Community’s Seventh Framework Programme (FP7/2007-2013) under grant agreement n°: 245977 under the project title NASCEnT. P. Löper gratefully acknowledges the scholarship support from the Reiner Lemoine Stiftung, and the ideational support from the Heinrich Böll Stiftung.

6 REFERENCES